Abstract -This paper presents an analog checker whose error threshold can be adaptively adjusted according to its input signal levels. In addition, the proposed circuit can be programmed to implement different adaptive schemes. Factors that affect the stability and accuracy ofthe proposed design are investigated. Finally, simulation results are presented.
I. INTRODUCTION
Analog checkers are frequently used in analog testing applications. An analog checker has two analog inputs and one digital output. Its output switches from one logic value to the other when the difference between checker inputs exceeds the range of [-V6, V6] , where V6 is referred to as the checker error threshold. Based on the relation between the error threshold and the input signal magnitude, analog checkers can be categorized into three groups, which has constant, relative, and adaptive error thresholds. As illustrated in Figure 1 (a), a constant error threshold does not change its value at different input signal levels. In the figure, we assume input signals are centered at the signal ground level V5g and the maximum peak-topeak value of the inputs is 2. VA, where VA is the maximum magnitude of the input signal. In the relative error threshold scheme, the error threshold is proportional to the input signal magnitude, as seen in Figure 1(b) . Finally posed circuit can be more easily optimized for different parameters associated with the adaptive error threshold scheme. Closed-form design equations are developed for guiding the design process to achieve the specified objectives. In addition, we add programmability to the adaptive error threshold, which makes the design more flexible in analog testing applications. The rest of the paper is organized as follows. Section 2 describes our proposed design. Section 3 discusses design considerations of the circuit. Section 4 presents simulation results and the paper is concluded in Section 5.
II. PROPOSED DESIGN
The proposed circuit consists of two components. The first component is a window comparator circuit whose threshold can be programmed through its biasing current [14] . The second component is an adaptive biasing circuit, whose output current varies according to its input signal level. The design of these two components is described as follows.
A. Comparator circuit
The comparator circuit, as shown in Figure 2 , is comprised of a differential input pair and four current mirrors. Transistors N1 and N2 constitute the differential pair. PMOS devices P1 P6, which have the same size, implement two sets of PMOS current mirrors. Transistors N4 and N7, N5 and N6, realize two NMOS current mirrors with a current gain of m (the size of N6 and N7 is m times larger than that of N4 and N5). Assume the current flowing through N3 is lb. When both checker inputs are at the same level, N1, N2, N4, N5, and P1 -P6 are in their saturation regions; and all the currents flowing through these transistors are I. N6 and N7, working in their linear regions, pull voltages at nodes A and B close to ground, driving the checker output to logic 1.
When there is a difference at the two inputs, e.g. checker input Vinj becomes larger than input Vi,2. The currents flowing through N1 and N2 become lb + i and lb -i, where i is the current variation caused by the difference between checker inputs. When " + i > m (l -i), the voltage at node A is pushed close to VDD and node B to ground, hence, the checker output switches to logic 0.
cording to the following equation. Assuming that IDS and VGS relations of N1 and N2 follow the perfect square-law, the checker error threshold can be derived as:
Where ,Un is the carrier mobility; COX is the transistor unit gate oxide capacitance; and (W/L)N1,2 is the size of N1 and N2.
The above equation shows that the checker error threshold is proportional to the square root of its biasing current. To achieve the proposed adaptive error threshold scheme, we need a biasing circuit that behaves as follows. When checker inputs are small, (in theflat-band region) the biasing circuit has a constant current output. However, when checker inputs are large, the output of the biasing circuit is proportional to the square of the input signal magnitude.
B. Programmable adaptive biasing circuit When Vi, is greater than signal ground level Vsg, M8 in U2 is off and M1 in U1 conducts current. After Vi, leaves the flat band region, In becomes larger than Imir. Subsequently, M15 is off and lb = In. In the design, IQ is very small and all the transistors in Ui are in their saturation regions. Thus, lb, which is the same as IDS1, can be derived as:
sg A) (3) The proposed biasing circuit is given in Figure 3 . It includes three current generation blocks, labeled as U1, U2, and U3. Transistors M16-M30 generate the output biasing current acWhere Vt is the threshold of MOS devices and A is the gain of the amplifier used in U1. Ignoring the term of VI in the A above equation, the biasing current becomes proportional to the square of the input magnitude (Vi -Vsg). As a result, the The programmability of the biasing circuit is realized by controlling the scaling factor w. A binary to thermometer code encoder circuit converts 2-bit programming inputs a, b to 3-bit control signal P1,P2, and P3, which control the status of M19,M21,M23,M25,M27 and M29. The weight factor corresponding to different inputs a and b are shown in Table 1 . Note that when a=0 and b=0, the biasing current output becomes independent of U1 and U2 outputs. Thus the checker circuit has a constant error threshold.
III. DESIGN CONSIDERATIONS
This section investigates how amplifier gain affects the accuracy of the realized error threshold and addresses the stability concern of the proposed biasing circuit.
Amplifier gain requirement: if the VI term in Equation 3
is not completely ignored, the expression of IDS1 can be rewritten as:
Note that the square term (Vit)2 is omitted due to its small value. Inside the bracket at the right-hand side of Equation 4 , the first term represents the ideal value that will result in a perfect current output; the second term represents a linear error added to the ideal value. Thus, the relative error at of the biasing circuit output can be written as: 2 * Vt A (Vin-Vsg) (6) approximated from its definition given by: Ib (ideal) Ib (real) (7) a lb (ideal) (7 It is easy to see that a has its largest value when the input signal is just beyond the flat band region. Thus, the largest a can be written as:
We define the relative variation of analog checker error thresholds as: V6
From Equation 1 and 8, we find that to achieve a given d value the minimum amplifier gain is:
For a reasonable accuracy requirement, the amplifier gain does not need to be very high. For example, assuming VA -Vt, R = 1/5, and d = 10%, the required gain is around 50. Therefore, simple single-stage amplifiers can be used in the biasing circuit. In case that a very small d needs to be achieved, a cascoded circuit topology can be used to boost the amplifier gain. The voltage at the amplifier output is very small, which make it easy to design cascoded amplifiers for this application even with low power supply. Circuit stability concern: unlike the window comparator circuit, the biasing circuit contains closed feedback loops. Thus, circuit stability has to be considered. For the simplicity of discussion, we assume that a single-stage differential pair is used as the amplifier in block U1 of the biasing circuit. The resultant feedback loop is sketched in Figure 4 . This circuit can be treated as a two-stage amplifier configured as a unity-gain buffer. Note that the above analysis ignores the effect of M3 in the biasing circuit. M3 can be modeled by an impedance load as drawn by dash lines in Figure 4 . The value of the impedance is around 1/9m3, where 9m3 is the transconductance of M3.
Adding this impedance load to the circuit decreases the feedback factor of the loop and makes the circuit more stable. Its input devices are Mai and Ma2; its output is at node N3. Note that Vin signal is treated as a biasing voltage in this analysis.
This circuit has a single dominant pole resulted from the parasitics at node N2. The two non-dominant poles caused by parasitics at nodes N1 and N3 are far away from the dominant pole because of the low impedance at N1 and N3 (the impedance at N1 and N3 are around 1/gi, where gm is the transconductance of Moa3 or M1, respectively). Therefore, the phase margin of the equivalent amplifier is fairly high and the circuit is stable even without adding phase compensation components. This conclusion is confirmed by our simulation results. If a cascoded topology is used, the impedance at N2 will be even higher and the dominant pole will be further separated from non-dominant poles. Hence, using a cascoded topology will enhance the stability of the biasing circuit. 
IV. SIMULATION RESULTS
The proposed circuits have been implemented using a 0.18,u CMOS technology. Transistor sizes used in the design are given in the schematics. Single-stage differential amplifiers [10] are used in the adaptive biasing circuit. The design requires a single 3.3V power supply and the signal ground level is 1.65V. Figure 5 shows the realized error thresholds for different a and b values. As the programmable inputs (a and b) vary, the flat band ratios and slopes of the error threshold in the relative regions change correspondingly. When both a and b are zero, the checker has a constant error threshold. An analog checker with adaptive error thresholds is developed. Factors that affect the accuracy of the checker error thresholds are identified and analytical equations are derived. The proposed checker is capable of more effectively detecting circuit faults in analog online testing applications.
